IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

TITLE: TIMING ERROR DETECTION CIRCUIT,
              DEMODULATION CIRCUIT AND METHODS
              THEREOF

INVENTORS: Taku YAMAGATA, Shunji MAEDA

William S. Frommer
Registration No. 25,506
FROMMER LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York   10151
Tel. (212) 588-0800

TIMING ERROR DETECTION CIRCUIT, DEMODULATION CIRCUIT AND

METHODS THEREOF

BACKGROUND OF THE INVENTION

1.   Field of the Invention

The present invention relates to a timing error detection circuit for detecting a timing error of symbols in a signal, a demodulation circuit for reproducing a symbol timing based on the detected timing error and methods thereof.

2.   Description of the Related Art

In a radio communication system, modulation for putting a signal (information) on a carrier is performed on a sending side and demodulation for taking out the signal on the carrier is performed on a receiving side.

Among a variety of modulation methods, there is a phase shift keying (PSK) modulation as a format used for example for satellite broadcasting.

A modulation signal S(t) subjected to the PSK modulation is expressed by a formula (1) below.

$$S(t) = \exp(j\theta(t)) \cdot \exp(j\omega t) \qquad \ldots (1)$$

In the above formula (1), θ(t) indicates a signal (information) converted to a phase and ω indicates a carrier frequency.

In a receiving apparatus, θ(t) is taken out

5   from a modulation signal S(t) and subjected to demodulation for converting into a signal with meaning.

Figure 10 is a view of the configuration of a demodulation circuit 100 in the receiving apparatus.

As shown in Fig. 10, the demodulation circuit

10   100 comprises a symbol timing reproduction circuit 101, a carrier reproduction circuit 102 and a symbol decode circuit 103.

The symbol timing reproduction circuit 101 is also called a clock reproduction circuit and used for

15   correctly sampling data by an assumed clock in the demodulation circuit. Generally, a block generating a clock is not capable of generating a clock signal of strictly absolute cycle due to various factors. Therefore, it is necessary to detect a difference of the

20   clock presumed in advance and an actual clock and to generate an accurate clock by feeding-back. The symbol timing reproduction circuit 101 corresponds to the feedback circuit.

The symbol timing reproduction circuit 101

25   carries out clock reproduction of a receiving signal S100

and outputs the result as a signal S101 to the carrier reproduction circuit 102.

A variety of circuits have been proposed as the symbol timing circuit 101 as such.

For example, the Japanese Unexamined Patent Publication No. 9-28597 discloses a symbol timing reproduction circuit capable of generating a phase signal and having high resistence against residual carrier by using the phase signal.

The carrier reproduction circuit 102 performs processing of removing carrier components from the signal S101.

Namely, the carrier reproduction circuit 102 performs canceling/erasing exp(jωt) as carrier components in the above formula (1) from the signal S101. Specifically, the carrier reproduction circuit 102 multiplies the signal S101 with a signal indicating exp(-jωt).

The symbol decode circuit 103 receives as an input the signal S102 corresponding to exp(jθ(t)) shown in the above formula (1) from the carrier reproduction circuit 102 and performs decode processing for converting by using a correspondence table of θ and the data.

However, in the symbol timing reproduction circuit disclosed in the above Japanese Unexamined Patent

Publication No. 9-28597, since it is necessary to

generate a phase signal, a ROM table for generating a

phase signal, etc. has to be prepared, thus, there is a

disadvantage that the circuit becomes complex and large

5   in scale.

         SUMMARY OF THE INVENTION

         An object of the present invention is to provide a

timing error detection circuit capable of detecting a

10   timing error of a symbol in a signal with a simple and

small-scaled configuration and the method, a demodulation

apparatus using the timing error detection circuit and

the method.

         To attain the above object, a first aspect of the

15   present invention there is provided a timing error

detection circuit for detecting a timing error of symbols

arranged at a predetermined symbol cycle included in a

signal, comprising a sampling circuit for sampling the

signal at a frequency equal to or more than double of a

20   symbol rate; an amplitude detection circuit for detecting

an amplitude at the sampled position in the signal; and a

detection circuit for detecting the timing error based on

difference of the detected plurality of amplitudes.

         An operation of the timing error detection circuit

25   according to the first aspect of the present invention is

as follows.

A signal including a symbol arranged at a predetermined symbol cycle is sampled at a frequency double of the symbol rate in the sampling circuit.

5   Next, in the amplitude detection circuit, an amplitude of the position sampled in the signal is detected.

Then in the detection circuit, the timing error is detected based on the difference of the detected

10   plurality of amplitudes.

As explained above, in the timing detection circuit according to the first aspect of the present invention, a timing of a symbol can be detected based on the amplitude without using a phase signal.

15   Therefore, a timing error of a symbol can be detected with a simple and small-scaled configuration, while a stable and high speed synchronization can be realized for a signal wherein carrier components remain.

Also, according to the second aspect of the present

20   invention, t here os provided a timing error detection circuit for detecting a timing error of symbols arranged at a predetermined symbol cycle T included in a signal, comprising a sampling circuit for sampling the signal at a frequency equal to four times of a symbol rate; an

25   amplitude detection circuit for detecting an amplitude at

the sampled position in the signal; and a detection circuit for detecting a direction and size of the timing error based on the large or small relationship and the difference of the detected amplitude at time "T/4" and

5   the detected amplitude at time "3T/4" when assuming a symbol appears at times "0" and "T".

An operation of the timing error detection circuit according to the second aspect of the present invention is as follows.

10   In the sampling circuit, a signal including a symbol arranged at a predetermined symbol cycle T is sampled at four times a frequency of the symbol rate.

Next, in the amplitude detection circuit, an amplitude at a sampled position in the signal is

15   detected.

Then, in the detection circuit, assuming the time when a presumed symbol appears at times "0" and "T", the direction and size of the timing error are detected based on the size and difference between the detected amplitude

20   at time "T/4" and the detected amplitude at time "3T/4".

According to a third aspect of the present invention, there is provided a timing error detection circuit for detecting a timing error of symbols arranged at a predetermined symbol cycle T included in a signal,

25   comprising a sampling circuit for sampling at a frequency

twice a symbol rate; an interpolation circuit for

generating data at time "T/4" by using sampled data at

time "0" and "T/2", and generating data at time "3T/4" by

using the sampled data at time "T/2" and data on time "T"

5　　　　when assuming a symbol appears at times "0" and "T" an

amplitude detection circuit for detecting an amplitude of

the signal at the position from data at the time "T/4"

and time "3T/4"; and a detection circuit for detecting a

direction and amount of the timing error based on the

10　　　　large or small relationship and the difference of the

amplitude at the time "T/4" and the amplitude at the time

"3T/4".

　　　　An operation of a timing error detection circuit

15　　　　according to the third aspect of the present invention is

as described below.

　　　　In a sampling circuit, a signal including symbols

arranged at a predetermined symbol cycle is sampled at a

frequency equal to double of a symbol rate.

20　　　　Next, in an interpolation circuit, data at time

"T/4" is generated by using the sampled data at time "0"

and data at time "T/2", and data at time "3T/4" is

generated by using the sampled data at time "T/2" and

data at time "T".

25　　　　Then, in an amplitude detection circuit, an

amplitude of the signal at the position is detected from the data at time "T/4" and data at "3T/4". Then in a detection circuit, a direction and amount of the timing error are detected based on the size and difference

5 between the amplitude at time "T/2" and amplitude at time "3T/4".

Furthermore, according to the first aspect of the present invention, there is provided a demodulation circuit, comprising a symbol timing reproduction circuit

10 for detecting a timing error of symbols arranged at a predetermined symbol cycle included in a signal and reproducing a symbol timing of the signal based on the detected timing error; a carrier reproduction circuit for performing carrier reproduction of the signal wherein the

15 symbol timing is reproduced; and a symbol decode circuit for decoding the symbol included in the carrier reproduced signal; and wherein the symbol timing reproduction circuit comprises a sampling circuit for sampling the signal at a frequency equal to or more than

20 double of a symbol rate or more; an amplitude detection circuit for detecting an amplitude at the sampled position in the signal; a detection circuit for detecting the timing error based on difference of the detected plurality of amplitudes; and an interpolation circuit for

25 reproducing the symbol timing by performing interpolation

processing on the signal based on the detected timing error.

An operation of the demodulation circuit according to the first aspect of the present invention is as below.

In the symbol timing reproduction circuit, a timing error of symbols is detected by the same operation as in the timing error detection circuit of the first aspect explained above, and a symbol timing is reproduced by performing interpolation processing on the signal based on the detected timing error.

Then, in the carrier reproduction circuit, carrier reproduction is performed for the signal wherein the symbol timing is reproduced.

Next, in the symbol decode circuit, the symbol included in the carrier reproduced signal is decoded.

Also, according to the second aspect of the present invention, there is provided a demodulation circuit, comprising a symbol timing reproduction circuit for detecting a timing error of symbols arranged at a predetermined symbol cycle included in a signal and reproducing a symbol timing of the signal based on the detected timing error; a carrier reproduction circuit for performing carrier reproduction of the signal wherein the symbol timing is reproduced; and a symbol decode circuit for decoding the symbol included in the carrier

reproduced signal; and wherein the symbol timing

reproduction circuit comprises a sampling circuit for

sampling the signal at a frequency equal to four times of

a symbol rate; an amplitude detection circuit for

5   detecting an amplitude at the sampled position in the

signal; a detection circuit for detecting a direction and

size of the timing error based on sizes and difference of

the detected amplitude at time "T/4" and the detected

amplitude at time "3T/4" when assuming a symbol appears

10   at times "0" and "T"; and an interpolation circuit for

reproducing the symbol timing by performing interpolation

processing on the signal based on the detected timing

error.

The demodulation circuit according to the second

15   aspect of the present invention is as below.

In the symbol timing reproduction circuit, a timing

error of symbols is detected by the same operation as in

the timing error detection circuit of the second aspect

explained above, and a symbol timing is reproduced by

20   performing interpolation processing on the signal based

on the detected timing error.

Next, in the carrier reproduction circuit, carrier

reproduction is performed for a signal wherein the symbol

timing is reproduced.

25   Then, in the symbol decode circuit, the symbol

included in the carrier reproduced signal is decoded.

According to a third aspect of the present
invention, there is provided a demodulation circuit,
comprising a symbol timing reproduction circuit for
detecting a timing error of symbols arranged at a
predetermined symbol cycle included in a signal and
reproducing a symbol a symbol timing of the signal based
on the detected timing error; a carrier reproduction
circuit for performing carrier reproduction of the signal
wherein the symbol timing was reproduced; and symbol
decode circuit for decoding the symbol included in the
carrier reproduced signal; and wherein the symbol timing
reproduction circuit comprises a sampling circuit for
sampling the signal at a frequency equal to double of a
symbol rate; a first interpolation circuit for generating
data at time "T/4" by using the sampled data at time "0"
and "T/2", and generating data at time "3T/4" by using
the sampled data at time "T/2" and data at time "T" when
assuming a symbol appears at times "0" and "T"; an
amplitude detection circuit for detecting an amplitude of
the signal at the position from data on the time "T/4"
and data at the time "3T/4"; a detection circuit for
detecting a direction and amount of the timing error
based on the large or small relationship and the
difference of an amplitude at the time "T/4" and an

amplitude at the time "3T/4"; and a second interpolation circuit for reproducing a symbol timing by performing interpolation processing on the signal based on the detected timing error.

5   The demodulation circuit according to the third aspect of the present invention is as below.

In the symbol timing reproduction circuit, a timing error of symbols is detected by the same operation as in the timing error detection circuit of the third aspect

10   explained above, and a symbol timing is reproduced by performing interpolation processing on the signal based on the detected timing error.

Next, in the carrier reproduction circuit, carrier reproduction is performed for a signal wherein the symbol

15   timing is reproduced.

Then, in the symbol decode circuit, the symbol included in the carrier reproduced signal is decoded.

According to the first aspect of the present invention, there is provided a timing error detection

20   method for detecting a timing error of symbols arranged at a predetermined symbol cycle included in a signal, comprising the steps of sampling the signal at a frequency equal or more than double of a symbol rate or more; detecting an amplitude at the sampled position in

25   the signal; and detecting the timing error based on

difference of the detected plurality of amplitudes.

Also, according to the second aspect of the present invention, there is provided a timing error detection method for detecting a timing error of symbols arranged at a predetermined symbol cycle T included in a signal, including the steps of sampling the signal at a frequency of four times a symbol rate; detecting an amplitude at the sampled position in the signal; an detecting a direction and amount of the timing error based on amount and difference of the detected amplitude at time "T/4" and the detected amplitude at time "3T/4" when assuming a symbol appears at times "0" and "T".

Also, according to the third aspect of the present invention, there is provided a timing error detection method for detecting a timing error of symbols arranged at a predetermined symbol cycle T included in a signal, including the steps of sampling at a frequency equal to double of a symbol rate; generating data at time "T/4" by using the sampled data at time "0" and data at time "T/2" when assuming a symbol appears at times "0" and "T"; generating data at time "3T/4" by using the sampled data at time "T/2" and data on time "T"; detecting an amplitude of the signal at the position from data at the time "T/4" and time "3T/4"; and detecting a direction and amount of the timing error based on the large or small

relationship and the difference of the amplitude at the time "T/4" and the amplitude at the time "3T/4".

According to the first aspect of the present invention, there is provided a modulation method including the steps of sampling the signal at a frequency equal to double of twice a symbol rate or more; detecting an amplitude at the sampled position in the signal; detecting the timing error based on difference of the detected plurality of amplitudes; reproducing a symbol timing by performing interpolation processing on the signal based on the detected timing error; performing carrier reproduction of the signal wherein the symbol timing is reproduced; and decoding the symbol included in the carrier reproduced signal.

According to the second aspect of the present invention, there is provided a demodulation method, including the steps of sampling the signal including symbols arranged at a predetermined symbol cycle at a frequency equal to four times of a symbol rate; detecting an amplitude at the sampled position in the signal; detecting a direction and amount of the timing error based on the large or small relationship and the difference of the detected amplitude at time "T/4" and the detected amplitude at time "3T/4" when assuming a symbol appears at times "0" and "T"; reproducing a symbol

timing by performing interpolation processing on the

signal based on the detected timing error; performing

carrier reproduction of the signal wherein the symbol

timing is reproduced; and decoding the symbol included in

5   the carrier reproduced signal.

According to the second aspect of the present

invention, there is provided a demodulation method

including the steps of sampling a signal including

symbols arranged at a predetermined symbol cycle at a

10   frequency equal to double of a symbol rate; generating

data at time "T/4" by using the sampled data at time "0"

and data at time "T/2" when assuming a symbol appears at

times "0" and "T"; generating data at time "3T/4" by

using the sampled data at time "T/2" and data at time

15   "T"; detecting an amplitude of the signal at the position

from data at the time "T/4" and data at time "3T/4"; and

detecting a direction and amount of the timing error

based on amount and difference of the amplitude of the

time "T/4" and the amplitude at the time "3T/4";

20   reproducing the symbol timing by performing interpolation

processing on the signal based on the detected timing

error; performing carrier reproduction of the signal

wherein the symbol timing is reproduced; and decoding the

symbol included in the carrier reproduced signal.

25   In the timing error detection circuit and the

method, demodulation apparatus and the method of the

present invention as explained above, specifically, the

signal is subjected to phase shift modulation.

5   BRIEF DESCRIPTION OF THE DRAWINGS

These and other objects and features of the present

invention will become clearer from the following

description of the preferred embodiments given with

reference to the accompanying drawings, in which:

10   Fig. 1 is a view of the configuration of a

demodulation circuit according to a first embodiment of

the present invention;

Fig. 2 is a view of the configuration of a symbol

timing reproduction circuit in Fig. 1;

15   Fig. 3A to 3C are views for explaining processing

of the timing error detection circuit in Fig. 2;

Fig. 4 is a view of the configuration of an example

of the timing error detection circuit in Fig. 2;

Fig. 5 is a view of the configuration of a symbol

20   timing reproduction circuit of a demodulation circuit

according to a second embodiment of the present

invention;

Fig. 6A to 6C are views for explaining processing

of the timing error detection circuit in Fig. 5;

25   Fig. 7 is a view of the configuration of an example

of the timing error detection circuit in Fig. 5;

Fig. 8 is a circuit diagram of an embodiment of an amplitude detection circuit, interpolation circuit and difference detection circuit in Fig. 7;

5   Fig. 9 is a view of the configuration of a receiving apparatus according to a third embodiment of the present invention; and

Fig. 10 is a view of the configuration of a demodulation circuit of the related art.

10

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Below, preferred embodiments will be described with reference to the accompanying drawings.

Figure 1 is a view of the configuration of a

15   demodulation circuit 1 of the present embodiment.

As shown in Fig. 1, the demodulation circuit 1 comprises, for example, a symbol timing reproduction circuit 2, a carrier reproduction circuit 102 and a symbol decode circuit 103.

20   Here, the carrier reproduction circuit 102 and the symbol decode circuit 103 are the same with those having the same reference numbers in the above mentioned demodulation circuit 100 of the related art in Fig. 10.

The demodulation circuit 1 corresponds to a

25   demodulation circuit of claims 7 and 9, wherein the

symbol timing reproduction circuit 2 corresponds to the

symbol timing reproduction circuit of the present

invention, the carrier reproduction circuit 102

corresponds to the carrier reproduction circuit of the

5   present invention and the symbol decode circuit 103

corresponds to the symbol decode circuit of the present

invention.

Below, the symbol timing reproduction circuit 2

will be explained in detail.

10   Figure 2 is a view of the configuration of the

symbol timing reproduction circuit 2.

As shown in Fig. 2, the symbol timing reproduction

circuit 2 comprises an interpolation circuit 10, a

sampling timing determination circuit 11, a loop filter

15   circuit 12 and a timing error detection circuit 13.

The interpolation circuit 10 generates a receiving

signal S2 by sampling a receiving signal S100 at a timing

indicated by a sampling timing determination signal S11

from the sampling timing determination circuit 11 and

20   output the same to the carrier reproduction circuit 102

shown in Fig. 1.

Here, the receiving signal S100 is a signal

subjected to phase shift modulation, such as BPSK and

QPSK.

25   At this time, the receiving signal S100 input to

the interpolation circuit 10 is a signal obtained by performing station selecting processing and A/D conversion processing by a tuner on a receiving signal of a parabolic antenna.

5   The sample timing determination circuit 11 determines a new sample timing so as to eliminate or control a timing error detected in the timing error detection circuit 13 based on a timing error signal S12 received as an input from the loop filter circuit 12 and

10   outputs a sample timing determination signal S11 indicating the determined sample timing.

The loop filter circuit 12 generates a timing error signal S12 by removing noise components from the timing error signal S13 received as an input from the timing

15   error detection circuit 13 and outputs the same to the sample timing determination circuit 11.

The timing error detection circuit 13 judges, for example, whether or not the signal S2 from the interpolation circuit 10 is sampled at a clock cycle and

20   timing presumed in advance.

Specifically, the timing error detection circuit 13 detects an amount and direction of deviation between a sample timing of the signal S2 and a presumed sample timing, generates a timing error signal S13 indicating

25   the two and outputs the same to the loop filter circuit

12.

Below, a method of generating a timing error S13 in the timing error detection circuit 13 will be explained.

Figure 3A to 3C are views of the relationship of an amplitude and time of the signal S2, wherein Fig. 3A is a view when no timing deviation arose in a symbol in the signal S2, Fig. 3B is a view when a timing of the symbol in the signal S2 delays with respect to a presumed sample timing, and Fig. 3C is a view when the timing of the symbol is advanced with respect to the presumed sample timing.

In Figs. 3A to 3C, "T" indicates a symbol cycle.

Here, the signal S2 is modulated in a PSK format wherein a signal (information) is put on a carrier phase, thus, the amplitude becomes constant at the symbol point. Also, the amplitude of the signal S2 depends on a phase change pattern and the amplitude becomes smaller as becoming distant from the symbol point between symbols and becomes minimum near the mid-point of adjacent symbols.

Accordingly, when there is no timing deviation in the symbol in the signal S2, as shown in Fig. 3A, assuming that times when symbols Sm1 and Sm2 position are "0" and "T", an amplitude of the signal S2 becomes approximately the same maximum value A_1 at the times "0"

and "T" and becomes the minimum A_2 at their mid-point time "T/2".

Also, in the case shown in Fig. 3A, the amplitude of the signal S2 becomes the same A_3 at times "T/4" and "3T/4".

Also, as shown in Fig. 3B, when the symbol Sm2 is delayed with respect to the presumed sample timing in the signal S2, the amplitude of the signal S2 at the time "3T/4" becomes an amplitude A_4 which is smaller than the amplitude A_3.

Also, as shown in Fig. 3C, when the symbol Sm2 is advanced with respect to the presumed sample timing in the signal S2, the amplitude of the signal S2 at the time "3T/4" becomes an amplitude A_5 which is larger than the amplitude A_3.

In the timing error detection circuit 13, a timing error signal S13 of the signal S2 is generated by using the characteristics shown in Figs. 3A to 3C.

Specifically, the timing error detection circuit 13 samples the signal S2 at a sample rate of the four times of the symbol rate. As a result, in the example shown in Figs. 3, sampling is performed at times "0", "T/4", "T/2" "3T/4" and "T".

Then the timing error detection circuit 13 compares the amplitude A(T/4) of the signal S2 sampled at the time

"T/4" and the amplitude A(3T/4) of the signal S2 sampled

at the time "3T/4", judges that the symbol is delayed

with respect to the presumed sample timing in the signal

S2 as shown in Fig. 3B when the amplitude A(T/4) is

5   larger, and generates a timing error signal S13

indicating the judgement result and difference between

the amplitude A(T/4) and the amplitude A(3T/4).

On the other hand, the timing error detection

circuit 13 judges that the symbol is advanced with

10   respect to the presumed sample timing in the signal S2 as

shown in Fig. 3C when the amplitude A(3T/4) is larger as

a result of comparison, and generates the timing error

signal S13 indicating the judgement result and difference

between the amplitude A(T/4) and the amplitude A(3T/4).

15   Figure 4 is a view of an example of the

configuration of the timing error detection circuit 13.

As shown in Fig. 4, the timing error detection

circuit 13 comprises a sampling circuit 20, amplitude

detection circuit 21, difference detection circuit 22 and

20   timing error signal generation circuit 23.

Here, the sampling circuit 20 corresponds to the

sampling circuit of the present invention, the amplitude

detection circuit 21 corresponds to the amplitude

detection circuit of the present invention and the

25   difference detection circuit 22 and the timing error

signal generation circuit 23 corresponds to the detection

circuit of the present invention.

The sampling circuit 20 generates a sampling signal

S20 by sampling a signal S2 at a sample rate of the four

5   times of the symbol rate. As a result, in the example

shown in Figs. 3, a sampling signal S20 is generated by

sampling the times "0", "T/4", "T/2", "3T/4" and "T".

The amplitude detection circuit 21 detects an

amplitude of the sampling signal S20.

10   As a result, in the example shown in Figs. 3, for

example, an amplitude A(T/4) of the signal S2 sampled at

the time "T/4", an amplitude A(3T/4) of the signal S2

sampled at the time "3T/4", etc. are obtained.

The difference detection circuit 22 detects

15   difference ΔA between the amplitude A(T/4) and the

amplitude A(3T/4) detected in the amplitude detection

circuit 21.

The timing error signal generation circuit 23

generates a timing error signal S13 based on the

20   difference ΔA.

An operation of the symbol timing reproduction

circuit 2 will be explained.

In the symbol timing reproduction circuit 2, a

receiving signal S100 generated by being subjected to

25   station selection processing and A/D conversion

processing by a tuner after received by a parabolic

antenna is input to a interpolation circuit 10.

In the interpolation circuit 10, the receiving

signal S100 is sampled at a timing indicated by a sample

5   timing determination signal S11 from the sample timing

determination circuit 11, and a receiving signal S2 as a

result thereof is output to the carrier reproduction

circuit 102 shown in fig. 1 and the timing error

detection circuit 13 shown in Fig. 2.

10   In the timing error detection circuit 13, an amount

and direction of deviation between the sample timing of

the signal S2 and the presumed sample timing are detected

and a timing error signal S13 indicating the two is

generated. At this time, the generation of the timing

15   error signal S13 in the timing error detection circuit 13

is performed, as explained above, without generating a

phase signal.

The timing error signal S13 is removed noise

components therein in the loop filter circuit 12 and a

20   timing error signal S12 obtained thereby is output to the

sample timing determination circuit 11.

The sample timing determination circuit 11

determines a new sample timing so as to eliminate or

control the timing error detected in the timing error

25   detection circuit 13 based on the timing error signal

S12, and a sample timing determination signal S11 indicating the determined sample timing is output to the interpolation circuit 10.

As explained above, according to the symbol timing reproduction circuit 2, since a phase signal of the signal S2 is not generated at the time of generating a timing error signal S13 in the timing error detection circuit 13, it is possible to detect deviation of timing of a symbol in the signal S2 with a simple and small-scaled configuration.

Also, according to the symbol timing reproduction circuit 2, since only amplitude information is used at the time of detecting a timing error in the timing error detection circuit 13, it is possible to realize stable high speed synchronization for signals wherein carrier components remains.

Second Embodiment

A demodulation circuit of the present embodiment has the configuration shown in Fig. 1 in the same way as the above mentioned demodulation circuit 1 of the first embodiment and the symbol timing reproduction circuit has the configuration shown in Fig. 2 also in the same way as the above mentioned symbol timing reproduction circuit 2 of the first embodiment.

Note that in the demodulation circuit of the

present embodiment, processing in the timing error

detection circuit 13 shown in Fig. 2 is different from

that described in the first embodiment.

Figure 5 is a view of the configuration of the

5   symbol timing reproduction circuit 32 used in the

demodulation circuit of the present embodiment.

As shown in Fig. 5, the symbol timing reproduction

circuit 32 comprises an interpolation circuit 10, a

sample timing determination circuit 11, a loop filter

10   circuit 12 and a timing error detection circuit 33.

Here, in Fig. 5, the interpolation circuit 10,

sample timing determination circuit 11 and the loop

filter circuit 12 having the same reference numbers are

the same as those explained in the above mentioned first

15   embodiment.

Namely, in the present embodiment, the timing error

detection circuit is characterized.

The demodulation circuit of the present embodiment

corresponds to a demodulation circuit in claim 7 and 11,

20   wherein the symbol timing generation circuit 2

corresponds to the symbol timing reproduction circuit of

the present invention, the carrier reproduction circuit

102 corresponds to the carrier reproduction circuit, and

the symbol decode circuit 103 corresponds to the symbol

25   decode circuit of the present invention.

Below, the timing error detection circuit 33 will be explained.

In the timing error detection circuit 13 in the above first embodiment, an example of sampling at the four times of the symbol rate was explained, while in the timing error detection circuit 33 of the present embodiment, sampling at the double of the symbol rate is performed and an amplitude A(T/4) and A(3T/4) shown in Figs. 3 are generated by performing interpolation processing.

Specifically, the timing error detection circuit 33 samples the signal S2 at the double of the symbol rate to obtain data D(0), D(T/2) and D(T) at times "0", "T/2" and "T" in the example shown in Figs. 6.

The timing error detection circuit 33 performs interpolation processing by using the data D(0) and D(T/2) to obtain data D(T/4) at the time "T/4".

Also, the timing error detection circuit 33 performs interpolation processing by using the data S(T/2) and D(T) to obtain data D(3T/4) at the time "3T/4".

The timing error detection circuit 33 compares an amplitude A(T/4) of the data D(T/4) of the signal S2 at the time "T/4" obtained by interpolation processing with an amplitude A(3T/4) of the data D(3T/4) of the signal S2

at the time "3T/4" obtained by the interpolation

processing, judges that the symbol is delayed with

respect to the presumed sample timing in the signal S2 as

shown in Fig. 6B when the amplitude A(T/4) is larger, and

5   generates a timing error signal S13 indicating the

judgement result and difference between the amplitude

A(T/4) and the amplitude A(3T/4).

On the other hand, the timing error detection

circuit 33 judges that the symbol is advanced with

10   respect to the presumed sample timing in the signal S2 as

shown in Fig. 6C when the amplitude A(3T/4) is larger as

a result of the above comparison, and generates a timing

error signal indicating the judgement result and

difference between the amplitude A(T/4) and the amplitude

15   A(3T/4).

Figure 7 is a view of an example of the

configuration of the timing error detection circuit 33.

As shown in Fig. 4, the timing error detection

circuit 13 comprises a sampling circuit 40, an

20   interpolation circuit 41, an amplitude detection circuit

42, a difference detection circuit 43 and a timing error

signal generation circuit 44.

Here, the sample timing determination circuit 40

corresponds to the sampling circuit of the present

25   invention, the interpolation circuit 42 corresponds to

the first interpolation circuit of the present invention, the amplitude detection circuit 41 corresponds to the amplitude detection circuit of the present invention and the difference detection circuit 43 and the timing error signal generation circuit 44 corresponds to the detection circuit of the present embodiment.

The sampling circuit 40 generates a sampling signal S40 by sampling the signal S2 at a sample rate of the double of the symbol rate. As a result, in the example shown in Figs. 6, a sampling signal S40 obtained by sampling the times "0", "T/2" and "T" is generated.

The interpolation circuit 41 performs interpolation processing by using data D(0) of the signal S2 sampled at the time "0", data D(T/2) of the signal S2 sampled at the time "T/2", data D(T) of the signal S2 sampled at the time "T", etc. to obtain data D(T/4) at the time "T/4".

Also, the interpolation circuit 41 performs interpolation processing by using the data D(T/2) and D(T) to obtain data D(3T/4) at the time "3T/4".

The amplitude detection circuit 42 detects an amplitude in accordance with data generated in the interpolation circuit 41.

Specifically, the amplitude detection circuit 42 obtains an amplitude A(T/4) and A(3T/4) in accordance with the data D(T/4) and (3T/4).

The difference detection circuit 43 detects difference ΔA between the amplitude A(T/4) and the amplitude A(3T/4) obtained in the amplitude detection circuit 41.

The timing error signal generation circuit 44 generates a timing error signal S13 based on the difference ΔA.

Figure 8 is a view of the configuration of a circuit 50 as an embodiment of the interpolation circuit 51, the amplitude detection circuit 42 and the difference detection circuit 43 shown in Fig. 7.

In the circuit 50, processing is performed on an I signal S40a and Q signal S40b of the sampling signal S40 sampled at the twice the symbol rate in the sampling circuit 40.

In an adding circuit 52_1, present sampling data of the I signal S40a and sampling data of the I signal S40a before that by one sample from the delay circuit 511 are added, the added result is multiplied with 1/2 in a shift circuit 53_1 and a signal I as a result thereof is output to a calculation circuit 54.

In parallel with the above, present sampling data of the Q signal S40b and sampling data of the Q signal S40b before one sample from the delay circuit 512 are added, the added result is multiplied with 1/2 in the

shift circuit 53_2 and a signal Q as a result thereof is output to the calculation circuit 54.

In the calculation circuit 54, calculation equivalent of $|I^2+Q^2|$ is operated by using the signal I and the signal Q, and a signal S as an amplitude of the signal S40 is generated.

Here, the signal S indicates an amplitude (T/4) at the time "T/4" and an amplitude (3T/4) at the time "3T/4" in Figs. 6 in order.

Next, in a subtraction circuit 56, the signal S from the calculation circuit 54 is subtracted by the signal before one sample from the delay circuit 55 to generate a signal S56.

Then, in a selection circuit 57, one of a value obtained by subtracting the amplitude (3T/4) from the amplitude (T/4) and a value obtained by subtracting the amplitude (T/4) from the amplitude (3T/4) is selected and the selected value is output as a difference ΔA to the timing error signal generation circuit 44 shown in Fig. 7.

According to the above timing error detection circuit 33, as shown in Fig. 7, sampling in the sampling circuit 40 can be made the double of the symbol rate by providing the interpolation circuit 42.

As a result, the timing error detection circuit 33

can be made widely smaller comparing with the timing

error detection circuit 13 of the first embodiment and

power consumption can be reduced.

Third Embodiment

Below, an receiving apparatus according to the

embodiments of the present invention will be explained.

Figure 9 is a view of the configuration of a

receiving apparatus 90 of the present embodiment.

The receiving apparatus 90 uses a Frequency

Division Multiple Access (FDMA), such as a Single Channel

Per Carrier (SCPC) mode, and receives a signal subjected

to phase shift modulation, such as Binary Phase Shift

Keying (BPSK) and Quadrature Phase Shift Keying (QPSK),

via a satellite relay device, and is used in a receiving

apparatus for demodulating a receiving signal, etc.

As shown in Fig. 9, the receiving apparatus 90

comprises, for example, an input terminal 110, a partial

oscillation circuit 111, a same phase detection circuit

112, a phase shift circuit 113, a quadrature detection

circuit 114, analog amplifying circuits 115 and 116, LPF

circuits 118 and 119, A/D conversion circuit 120 and 121,

an oscillation circuit 122, interpolation circuits 118

and 119, A/D conversion circuits 120 and 121, an

oscillator 122, interpolation circuits 101 and 102, a

complex multiplying circuit 130, roll-off filter circuits

131 and 132, a phase detection circuit 133, loop filter circuit 134, value controlled oscillation circuit 135, signal conversion circuits 136 and 137, symbol decode circuit 103, sample timing determination circuit 11, loop filter circuit 12, timing error detection circuit 13, an Automatic Gain Control (AGC) circuit 147, a PWM signal generation circuit 148 and a low-pass filter 149.

Here, the symbol timing reproduction circuit 146 is constituted by the interpolation circuits 10a and 102, sample timing determination circuit 11, loop filter circuit 12 and timing error detection circuit 13.

The sample timing determination circuit 11, loop filter circuit 12 and timing error detection circuit 13 are the same as the components having the same reference numbers shown in Fig. 2 explained in the first embodiment and perform processing on an I signal S120 and a Q signal S121.

The interpolation circuits 10_1 and 10_2 corresponds to the interpolation circuit 10 shown in Fig. 2 and performs processing on an I signal S120 and Q signal S121.

The partial oscillation circuit 111 generates a partial oscillation signal S111 having an intermediate frequency to be a carrier of a receiving signal S110 and outputs the same to the same phase detection circuit 112

and phase shift circuit 113.

The same phase detection circuit 112 detects same phase components of the carrier by multiplying the partial oscillation signal S111 with the receiving signal S110 having an intermediate frequency input from input terminal 110 and subjected to QPSK modulation to generate an I signal S112 of a baseband and outputs the same to the analog amplifying circuit 115.

The phase shift circuit 113 generates the partial oscillation signal S113 by shifting a phase of the partial oscillation signal S111 from the partial oscillation circuit 111 by 90 degrees and outputs the same to the quadrature detection circuit 114.

The quadrature detection circuit 114 detects quadrature components of the carrier by multiplying the partial oscillation signal S113 with the receiving signal S110 input from the input terminal 110 and subjected to QPSK modulation to generate a Q signal S114 of base band and outputs the same to the analog amplifying circuit 116.

The analog amplifying circuit 115 amplifies the I signal S112, generates an I signal S115 based on an amplifying rate control signal S149 from the LPF circuit 149 and outputs the same to the LPF circuit 118.

The analog amplifying circuit 116 amplifies the Q

signal S114, generates a Q signal S116 based on an

amplifying rate control signal S149 from the LPF circuit

149 and outputs the same to the LPF circuit 119.

The LPF circuit 118 removes high range components

5   of the I signal S115 to generate an I signal S118 and

outputs the same to the A/D conversion circuit 120.

The LPF circuit 119 removes high range components

of the Q signal S116 to generate a Q signal S119 and

outputs the same to the A/D conversion circuit 121.

10   The oscillation circuit 122 generates an

oscillation signal S122 having a same frequency as a

predetermined sampling frequency and outputs the same to

the A/D conversion circuits 120 and 121.

Here, the sampling frequency is made larger than

15   double of the symbol rate Rs for a convenience of symbol

timing reproduction (carrier reproduction).

The A/D conversion circuit 120 performs A/D

conversion on the I signal S118 based on the oscillation

signal S122 from the oscillation circuit 122 to generate

20   an I signal S120 in digital and outputs the same to the

interpolation circuit 10_1.

The A/D conversion circuit 121 performs A/D

conversion on the Q signal S119 based on the oscillation

signal S122 from the oscillation circuit 122 to generates

25   a Q signal S121 in digital and outputs the same to the

interpolation circuit 10_2.

The interpolation circuit 10_1 performs interpolation processing on the I signal S123 based on the sample timing determination signal S11 from the sample timing determination circuit 11 to generate an I signal $S10_1$ so that the symbol decode circuit 45 can judge a symbol at an appropriate timing.

The interpolation circuit 10_2 performs interpolation processing on the Q signal S124 based on the sample timing determination signal S11 from the sample timing determination circuit 11 to generate a Q signal $S10_2$ so that the symbol decode circuit 45 can judge a symbol at an appropriate timing.

The complex multiplying circuit 130 uses the signals S136 and S137 for carrier reproduction (for frequency drawing and phase synchronization) from the signal conversion circuits 136 and 137 to perform frequency drawing processing and phase synchronization processing on the I signal S101 and Q signal S102 and generates an I signal S130a and Q signal S130b based on the formula (2) below.

$$\begin{pmatrix} I' & (S130a) \\ Q' & (S130b) \end{pmatrix} = \begin{pmatrix} \cos\omega t & -\sin\omega t \\ \sin\omega t & \cos\omega t \end{pmatrix} \begin{pmatrix} I & (S10_1) \\ Q & (S10_2) \end{pmatrix} \quad \dots (2)$$

The roll-off filter circuit 131 performs filtering processing for reducing interferences between codes on the I signal S130a to generate an I signal S131 and outputs the same to the phase detection circuit 133, symbol decode circuit 103, timing error detection circuit 13 and AGC circuit 147.

The roll-off filter circuit 132 performs filtering processing for reducing interferences between codes on the Q signal S130b to generate a Q signal S132 and outputs the same to the phase detection circuit 133, symbol decode circuit 103, timing error detection circuit 13 and AGC circuit 147.

Note that in the present embodiment, a case of configuring the roll-off filter circuits 131 and 132 in the costas loop 155 was described as an example but they may be arranged immediately after the interpolation circuits 10_1 and 10_2.

The phase detection circuit 133 detects a phase determined by the I signal S131 and Q signal S132 and outputs a phase signal S133 indicating the phase to the loop filter circuit 134.

The loop filter circuit 134 removes high range components of the phase signal S133 to generate a phase signal S134 and outputs the same to the value controlled oscillation circuit 135.

The value controlled oscillation circuit 135 is a cumulative adder circuit not prohibiting overflowing, which performs adding operation up to the dynamic range in accordance with the phase signal S134 and becomes an oscillation state, generates a signal S135 having an oscillation frequency in accordance with the phase signal S134 and outputs the same to the signal conversion circuits 136 and 137. Namely, the value controlled oscillation circuit 135 performs in digital the same operation as that of the voltage controlled oscillation circuit (VCO) in an analog circuit.

The signal conversion circuit 136 comprises a ROM wherein, for example, a signal of 8-bit resolution having SIN characteristics and outputs a signal S136 having SIN characteristics read from the ROM in accordance with the signal S135 from the value controlled oscillation circuit 135 to the complex multiplying circuit 130.

The signal conversion circuit 137 comprises a ROM wherein, for example, a signal of 8-bit resolution having COS characteristics and outputs a signal S137 having COS characteristics read from the ROM in accordance with the signal S135 from the value controlled oscillation circuit 135 to the complex multiplying circuit 130.

Here, the costas loop circuit 155 comprises the complex multiplying circuit 130, roll-off filter circuits

131 and 132, phase detection circuit 133, loop filter circuit 134, value controlled oscillation circuit 135 and signal conversion circuits 136 and 137.

The symbol decode circuit 103 is the same as that explained in the first embodiment explained above and performs decoding processing for converting by using a predetermined correspondence table on symbols of the I signal S131 and Q signal S132 input from the roll-off filter circuits 131 and 132.

The symbol decode circuit 103 outputs results of the decoding processing to the error correction circuit in the following stage.

The timing error detection circuit 13 has the configuration shown in Fig. 4, performs processing by using the I signal S131 and Q signal S132 by the method explained with reference to Figs. 3 and generates a timing error signal S13.

The loop filter circuit 12 removes noise components from the timing error signal S13 input from the timing error detection circuit 13 to generate a timing error signal S12 and outputs the same to the sample timing determination circuit 11.

The sample timing determination circuit 11 determines a new timing so as to eliminate or suppress the timing error detected in the timing error detection

circuit 13 based on the timing error signal S12 input from the loop filter circuit 12 and outputs a sample timing determination signal S11 indicating the determined sample timing to the interpolation circuits 101 and 102.

5   The AGC circuit 147 generates an amplification rate control signal S147 of for example 8-bit resolution for controlling the amplification rates of analog amplifiers 115 and 116 by using amplifying values of the I signal S131 and Q signal S132a so as to perform processing by 10   using a stable appropriate amplitude in circuits in the latter stage of the A/D conversion circuits 120 and 121 and outputs the same to the PWM signal generation circuit 148.

The PWM signal generation circuit 148 converts an 15   amplification rate control signal S147 in digital to an amplification rate control signal S148 as a PWM signal for obtaining an analog signal and outputs the same to the low-pass filter 149.

The low-pass filter 149 removes high range 20   components of the amplification rate control signal S148 to generate an amplification control signal S149 in analog and outputs the same to the analog amplification circuits 115 and 116.

Below, an operation of the receiving apparatus 90 25   will be explained.

Same phase components in the receiving signal S110

received via a satellite relay device is detected by

using a partial oscillation signal S111 in the same phase

detection circuit 112, and an I signal S112 of baseband

5   is generated.

At the same time, quadrature components of the

receiving signal S110 is detected in the quadrature

detection circuit 114 by using a partial oscillation

signal S113 having a phase difference of 90 degrees with

10   respect to a partial oscillation signal S111 and a Q

signal S114 of a baseband is generated.

An I signal S115 is generated from the I signal

S112 by amplifying processing based on the amplification

rate control signal S149 in the analog amplifying circuit

15   115.

An I signal S120 is generated from the I signal

S115 by being subjected to LPF processing in the LPF

circuit 118 and A/D conversion processing in the A/D

conversion circuit 120.

20   Next, interpolation processing is performed on the

I signal S123 based on the sample timing determination

signal S11 from the sample timing determination circuit

11 to generate an I signal $S10_1$ so that the symbol decode

circuit 145 is capable of judging a symbol at an

25   appropriate timing in the interpolation circuit 10_1.

Also, processing on the Q signal is performed in parallel with processing on the above mentioned I signal.

Namely, a Q signal S116 is generated from the Q signal S114 by amplifying processing based on the

5   amplification rate control signal S149 in the analog amplification circuit 116.

A Q signal S121 is generated from the Q signal S116 by being subjected to LPF processing in the LPF circuit and A/D conversion processing in the A/D conversion

10   processing.

Next, interpolation processing is performed on the Q signal S124 based on the sample timing determination signal S11 from the sample timing determination circuit 11 to generate a QI signal $S10_2$ so that the symbol decode

15   circuit 145 is capable of judging a symbol at an appropriate timing in the interpolation circuit 10_2.

Then in the costas loop circuit 155, frequency drawing processing and phase synchronization processing is performed on the I signal $S10_1$ and Q signal $S10_2$.

20   In the procedure, the I signal S131 and Q signal S132 from the roll-off filter circuits 131 and 132 are output to the AGC circuit 147.

In the AGC circuit 147, an amplification rate control signal S147 in digital for controlling

25   amplification rates of the amplifying circuits 115 and

116 are generated for example of 8-bit resolution.

The amplification rate control signal S147 in digital is converted to an amplification rate control signal S148 as a PWM signal for obtaining an analog signal in the PWM signal generation circuit 148 and output to the low-pass filter 149.

The amplification rate control signal S148 becomes an amplification rate control signal S149 when being removed high range components by the low-pass filter 149 and output to the amplifying circuits 115 and 116.

Also, in parallel with the above processing, a timing error signal S13 is generated by a method explained above with reference to Figs. 3 in the timing error detection circuit 13 based on the I signal S131 and Q signal S132 input to the timing error detection circuit 13 from the roll-off filter circuits 131 and 132 and subjected to carrier reproduction.

The timing error signal S13 is removed noise components therein in the loop filter circuit 12 and output as a timing error signal S12 to the sample timing determination circuit 11.

In the sample timing determination circuit 11, a new sample timing is determined so as to eliminate or suppress a timing error detected in the timing error detection circuit 13 based on the timing error signal S12

in the sample timing determination circuit 11, and a sample timing determination signal S11 indicating the determined sample timing is output to the interpolation circuits 10_1 and 10_2.

5   As explained above, according to the receiving apparatus 90, by using a symbol timing reproduction circuit 146 having approximately the same configuration with that of the symbol timing reproduction circuit 2 explained in the first embodiment, only amplitude

10   information is used at the time of generating the timing error signal S13 in the timing error detection circuit 13, thus, stable and high speed synchronization can be realized even for a signal wherein carrier components remain.

15   The present invention is not limited to the above embodiments.

     For example, in the above mentioned receiving apparatus shown in Fig. 9, a case where the timing error detection circuit 13 explained in the first embodiment

20   was used as a timing error detection circuit was described as an example, but the timing error detection circuit 33 explained in the second embodiment may be used, as well.

     Also, in the above embodiments, a case where a

25   signal was sampled at twice and fourth the symbol rate

was explained as an example, but the present invention can be applied to a case of sampling at any frequency more than twice the symbol rate.

As explained above, according to the timing error detection circuit and demodulation circuit of the present invention, by detecting a timing error of a symbol by using an amplitude of a signal without using a phase signal, a small-sized circuit can be realized.

Also, according to a method of a timing error detection circuit and a method and a demodulation circuit, stable and high speed synchronization can be realized for a signal wherein carrier components remain.

While the invention has been described with reference to specific embodiment chosen for purpose of illustration, it should be apparent that numerous modifications could be made thereto by those skilled in the art without departing from the basic concept and scope of the invention.